To support growing massive parallelism, functional components and also the capabilities of current processors are changing and continue to do so. Todays computers are built upon multiple processing cores and run applications consisting of a large number of threads, making runtime thread management a complex process. Further, each core can support multiple, concurrent thread execution. Hence, hardware and software support for threads is more and more needed to improve peak-performance capacity, overall system throughput, and has therefore been the subject of much research. This paper surveys, many of the proposed or currently available solutions for executing, distributing and managing threads both in hardware and software. The nature of current applications is diverse. To increase the system performance, all programming models may not be suitable to harness the built-in massive parallelism of multicore processors. Due to the heterogeneity in hardware, hybrid programming model (which combines the features of shared and distributed model) currently has become very promising. In this paper, first, we have given an overview of threads, threading mechanisms and its management issues during execution. Next, we discuss about different parallel programming models considering to their explicit thread support. We also review the programming models with respect to their support to shared-memory, distributed-memory and heterogeneity. Hardware support at execution time is very crucial to the performance of the system, thus different types of hardware support for threads also exist or have been proposed, primarily based on widely used programming models. We also further discuss on software support for threads, to mainly increase the deterministic behavior during runtime. Finally, we conclude the paper by discussing some common issues related to the thread management.
INTRODUCTION
Thread is a portion of a program aimed at providing an abstraction for defining parallelism. (Other definitions can be found in the literature [Pac11; CDK05]). Parallelism exploited at thread level is called thread level parallelism or TLP [BDMF10; HK09]. In application, TLP can be exploited using execution model such as fork-join, master/slave, dataflow, divide and conquer). Commonly, though, current architectures Recent applications are long running, multithreaded and has different resource requirement. Only the micro-architectural advancement is not enough to execute these applications in the best possible way. To support heterogeneity, programming models like CUDA, OpenCL and also hybrid programming models (such as CUDA together with MPI and OpenMP) are commonly used nowadays. Along with proper programming model, both hardware and software support for threads are also necessary. But, there exists a trade-off between dedicated hardware and software thread support. Hardware based support for explicit multithreading can facilitate smooth execution of threads [URŠ03] . When threads are tiny or small, managing these fine-grain threads at hardware level offers advantages over managing them at the software level. Furthermore, compared to hardware based solutions, software based approaches can lead to a higher performance loss as the number of threads increases. The situation may worsen in large, complex and long running parallel applications. Generally, dedicated hardware support offers low overhead and faster execution time, but requires altering existing hardware or adding new hardware module. On the other hand, software components are easier to add and manage. Thus, added hardware support can increase performance, but at the expense of area and/or power consumption.
We can quantify application speedup by measuring the parallel segment to the serial segment of the application. When the speedup of an application exceeds the number of cores in a chip is called super linear speedup. One of the main criteria to achieve super linear speedup is to divide data sets so small, so that it can fit into the local cache of the cores. To calculate the relative speedup, two most widely used methods are Amdahl's Law and Gustafson's Law. Amdahl's law is to compute theoretical upper bound of the speedup, but Gustafson's law computes the speedup of the scaled parallel execution to the serial execution of the application. Programmer tries to extract as many independent threads as possible from application for better speedup, i.e., TLP. Thread scheduler assigns independent threads to processing cores to achieve better throughput. But, during the thread mapping onto the cores, physical location of input data is also very significant, because failure to take into account the physical location of shared data can create unnecessary communication traffic at the chip level [BWFM09] . Table I shows the CPU execution time for the classical N-body problem (a physical system of multiple, interacting objects) written in five different programming languages. With a large number of particles (e.g., N=50,000,000), moving the process from a single to a quad-core platform, performance improvement is very small [Ini15] . This simple example of performance comparison supports our statement that even in a single threaded execution, increasing hardware capability is not enough, software support should also complement hardware to harness the inherent parallelism that these multicore processors has to offer.
THREAD BASICS
An application is a collection of threads and a basic thread consists of address space, access rights to cores, inter process communication (IPC), and I/O resources. Generally, threads creation can be done in a variety of ways, depending on the programming model in use. Figure 1 (left) is a representation of thread creation in Pthreads, wherein a new thread is called in the calling process. Similarly, Figure 1 (right) shows how threads are generated in OpenMP, when a portion of code is identified for parallel thread execution. After the newly created threads are started to execute, the state of the threads also started to evolve. Figure 2 (left) represents the canonical state transition diagram that any threads can have during its execution life cycle. As a first step when thread has all its required input and processing core available, it transits from the ready state to running state. But at running state, if a thread is waiting for its input or resources (I/O stalls, memory stalls), then it changes it state from running to blocked state. Later, upon available of data helps it to resume its execution, which can further lead to its completion. In the following sub-section, we illustrate the typical thread characteristics that are exhibited very often by threads. 
Thread Characteristics
A thread block wraps a sequence of instructions together with runtime related information. But, a thread can be classified according to the features (see Figure 3) that it inherits or exhibits either in compile time or in execution time, mostly influenced by the programming model and execution environment. They are such as execution flow, size of the work (granularity), level of parallelism, supported platforms, how safe they are during execution, and their special status (privilege level).
2.1.1. Execution Flow. A program is organized into several threads and it's execution flow governed by either control dependency or data dependency [Mor10] . A control dependency means a thread instance is triggered when a condition is met (von Neumann based programming models), whilst a data dependency means a thread instance is triggered by the production of data coming from another thread (dataflow based programming model) (see Figure 2 (right)).
2.1.2. Thread Granularity. Threads can have different granularity. Generally, granularity means the code length or the amount of work of a thread that has to be processed. Further, the granularity can be classified either by coarse-grain or fine-grain (also discussed in sub-subsection 2.2.1). In coarse-grain multithreading, switching to other threads only happens when there is a long I/O stall(s) (e.g., a cache miss) [IGHJS95] . In fine-grain multithreading, core switches to another thread on each instruction (multiple thread interleaving). Fine-grain multithreading can efficiently hide short and long stalls. In general, whether fine-grain threads or coarse-grain threads are performing better is typically dependent on the underlying hardware and the available TLP support.
2.1.3. Parallelism. Threads allow us to parallelize processes, or to execute a process on more than one processing unit, thereby reducing execution time. During TLP, if all the threads in an application were executed independently (ideal for the highest level of parallelism), the total execution time would be equal to the execution time of the longest-executing thread. Applications can also exhibit other degree of parallelism such as instruction level parallelism (ILP) or data level parallelism (DLP). Figure 4(left) represents the parallelism that can be achieved at data, thread and loop level. Furthermore, TLP can also be divided into three classes according to their inter or intra-thread dependency exhibited during execution [Ott08]:
-Independent multithreading (IMT): As the name suggests, no thread dependency exists and all threads are executed independently and concurrently. Example: DoAll loops. -Cyclic multithreading (CMT): In CMT, one or more inter-thread dependency exist in cyclic order. Example: DoAcross loops (i.e., loops with cross-iteration dependencies). -Pipelined multithreading (PMT): As in CMT, in PMT application code is divided into multiple threads to fill the execution pipeline and is executed with recurrences. Interthread dependencies are managed by a directed acyclic graph (DAG). PMT can be considered as a superset of CMT with added features (e.g. toleration for long latencies). An example of PMT is DOPIPE [Hai79].
2.1.4. Execution Platforms. Different forms of threads can run on different computing platforms like CPU, GPUs, and FPGAs. (Please refer to Section 4 for detailed discussion).
2.1.5. Thread Safety. In concurrent programming, thread safety is all about maintaining the integrity of shared data sets. Runtime thread management can exploit the concurrency capability of underlying cores, and can also address the issue of datarace prevention (or thread-safety) [But97] . In conventional programming languages (such as Java), where data as well as control flow are an integral part of process execution, relaxing consistency of shared data during concurrent access by multiple threads, makes thread unsafe. A classical solution to thread safety is to use locks for shared data and serialization for the entire function or methods. 
Runtime Thread Management
Thread scheduler is a part of the OS, and is responsible for allocating threads to cores. Thread scheduling policy impacts the overall execution speed. Usually, a "quantum"-a number of clock ticks of a CPU is allocated to each thread. When a thread has exhausted its quantum, a context-switch is initiated, whereby the scheduler assigns a new quantum to the thread, also taking into account the thread's priority level. To increase the overall execution speed, determining the optimal number of concurrent threads that a core should support is also a challenge. In multithreaded architectures, a small number (typically ranging from 3 to 5) of concurrent threads can boost the performance [EJK + 97]. Thread scheduling is a well-researched area. For homogeneous multithreaded processors, work stealing (WS) has become one of the most efficient algorithms till date [BL99] . To support heterogeneous multithreaded processors new scheduling policies have also been proposed. Such as Koufaty et al. proposed Bias Scheduling, which tries to increase the performance by assigning small or large cores to threads dynamically [KRH10] . Thread assignments are calculated by exploiting the affinity of a thread for a particular core type (small or big). The speedup associated with a thread on large core versus a small core is recorded (called biasness) and taken into account during thread mappings. Similarly, CAMP (Comprehensive Asymmetric Multi-Processor) scheduling algorithm, uses a utility factor to assign a thread to a faster core and increase the TLP [SPFB10]. The utility factor is a metric that approximates the application's speedup, when some threads are placed on fast cores and others on slow cores. Another interesting work, shared-thread multiprocessor (STMP) [BT08] has proposed an additional hardware unit (shared-thread control unit) to control the movement, activation, and deactivation of threads in SMT chips. It also supports thread's state sharing among cores inside the chip.
2.2.1. Multithreading. Multithreaded processors are very common nowadays. Basically, multithreading technique can be of three types, namely interleaved multithreading (IMT), block multithreading (BMT) and simultaneous multithreading (SMT).
-Interleaved multithreading (IMT) technique (also called fine-grain multithreading) is a simple thread execution methodology. Only after the successful execution of a previous instruction, current instruction from a new thread can get executed. In IMT, control and data dependency are not detected during the execution. This technique works best for multiple threads (ideally the number of concurrent threads should be equal to the number of pipeline stages) and shows poorer performance on single thread based applications. 
THREADING IN PROGRAMMING MODELS
Parallelism is important to exploit efficiently the available computational resources. However, there is no consensus on a single style programming model. Several parallel programming models with different memory models are currently in use. We have grouped them into five broad categories and presented in Figure 6 . They are sharedmemory based, distributed memory based, partitioned global address space (PGAS) based, dataflow based, and heterogeneity based.
Shared Memory Programming Models
3.1.1. POSIX threads. One of the first-developed and popular approaches for parallel programming threads is POSIX (Portable Operating System Interface) threads or Pthreads [NBF96]. It is basically an API which has also been standardized. Pthreads was implemented via C language types and function calls [But97] . The advantages of using Pthreads for parallel programming are: light-weight thread creation [dSM99], low maintenance overheads and better communication speed [KC99] . In addition, Pthreads also provide TLP, but their supports rely on the shared-memory model and GNU Portable Threads (GNU Pth) [Eng05] is somewhat less known portable userspace multithreading POSIX/ANSI-C based library. It supports co-operative, nonpreemptive, priority-based scheduling for event-driven multithreaded applications. It works mainly as a co-routine based framework, but also supports backward compatibility to existing multithreaded applications written by Pthreads. Similar to Pth, nPth (New GNU Portable Threads Library) is another non-preemptive thread library [BK15], also developed as a replacement of Pth and also supporting the execution of Pth-incompatible libraries.
CilkPlus. CilkPlus is the commercial version of the C++ extension of Cilk [BJK
+ 95]. Cilk was originally proposed as an extension of C. The aim of Cilk is to help programmers to build applications optimized for a maximum level of parallelism on shared-memory multiprocessors (SMPs). It supports both thread as well as data level parallelism. Its runtime provides support for scheduling, dynamic load balancing and communication. Cilk runtime uses a work stealing policy for scheduling work among the processors. It also defines a lock-free memory consistency model (called hyper object). During execution, it builds a DAG, which enables a thread based dataflow execution. It employs a fork-join execution model to provide deterministic multithreading.
3.1.3. Threading Building Blocks. Intel's Threading Building Blocks (TBB) [Rei07] aim to enhance scalable parallel programming on multicore processors using C++ templates. It is a library to represent high level, thread based parallelism and also subsequently hides unnecessary platform details (such as thread pool management, distribution of load, cache affinity) from the programmer. TBB also follows a fork-join execution model. It also seamlessly supports other threading directives like OpenMP or MPI. Instead of dividing code among cores, it divides data sets among cores, thereby increasing the performance by exploiting larger core counts. TBB solves the user's problem of finding the parallelism inside a code. It takes the code and its runtime automatically schedules them onto cores. But, in experiments, it has been seen that TBB runtime library had significant synchronization overheads, up to half of total execution time [CM08].
Intel's Array Building Blocks (ArBB) provides a vector parallel programming solution for data intensive applications [SPS + 07] . ArBB is based on standard C++ library and uses TBB's runtime. ArBB lets a programmer to express computations as operations on arrays and vectors, which further can run on heterogeneous platforms using its library and runtime support. ArBB can also avoid race condition and deadlock issues.
3.1.4. OpenMP. Open Multi-Processing (OpenMP) [CJVDP08] is an API that eases the programming effort in a shared-memory environment. It supports fork-join execution model via its PARALLEL and END PARALLEL directives. OpenMP offers compiler directives, pragmas and a runtime to make thread management easy. OpenMP pragma directives can extract concurrent portion of code from a sequential code. Its work sharing runtime helps each thread to execute different tasks (e.g. for-loop parallelization). OpenMP provides support for intra-node communication via control structures, data environment (for efficient execution), (implicit and explicit) synchronization for data dependency and a runtime library with environmental variables.
Distributed Memory Programming Model
Message Passing (MP) is a way to distribute computation across separate machines (called "nodes" 
Partitioned Global Address Space
Partitioned Global Address Space (PGAS) combines the features of shared-memory and message passing for supporting parallel programming models such as SPMD. It aims to provide support of shared-memory in distributed architecture (mainly NUMA platforms). The PGAS memory model is primarily based on distributed sharedmemory (DSM) approach by solving its "locality issue" [CDMC + 05] . PGAS implements global address space in distributed architecture where threads share the address space both as private space and shared space. PGAS threads can identify the difference between local and remote memory access. In PGAS, globally addressable memory spaces are divided into places. A place corresponds to a local node and has the minimal data access cost to its host. Places can be accessed from remote, with higher costs. PGAS supported languages either have a cheap data access cost or expensive data access cost. Data objects are distributed all over the address space and support both explicit and implicit data distribution. The data distribution model is responsible to distribute, access the data among the concurrent threads. PGAS supported compiler and runtime are responsible for supporting threads data access on a distributed system. APIs and libraries are also used to provide PGAS programming model support. A process generated by dataflow language creates a DAG. In the produced DAG, each node represents a thread, and the arc is the data path to other threads. Computation is triggered only when required data arrive at the nodes via the arcs. 
Heterogeneous Programming Model
Now, heterogeneity is a common feature of recent execution platforms. Heterogeneity can be seen in inter-core domain (such as CPU and GPUs, CPU with Intel Xeon Phi) or intra-core domain (such as Asymmetric CMPs, ARM's bigLITTLE). To support heterogeneity, CUDA and OpenCL are most widely used. But, there is also a trend to . GPU threads are very lightweight and they are intended for simple computational units and follow SPMD execution. Hence needed in higher number to perform a large task. The number of concurrent GPU threads is fully dependent on the underlying hardware. CUDA support shared-memory model and views the execution ecosystem as a collection of host unit and GPUs. Thread execution is managed implicitly by the runtime, but workload distribution is handled explicitly by the programmer. A CUDA kernel consists of a multi-dimensional array of threads. These array of threads are further divided into blocks and each block is viewed as a three dimensional array of threads. Fixed number of blocks is executed as warps and only one warp can be executed by Streaming Multiprocessor (SM). All threads have thread id within a block and executed in a lock-step process. CUDA support only intra-block thread communication. Several generations of CUDA have been introduced in the last few years, with increasingly enhanced communication features among threads.
3.5.2. OpenCL. Open Computing Language (OpenCL) [SGS10] is the first industry standard language to address the need to write a single code for coordinating the execution among CPUs, GPUs and other accelerators like Intel Xeon Phi. OpenCL provides a high level abstraction of heterogeneous platforms and is also thread-safe. It supports four operational models. They are platform, execution and multilevel memory models, and programming models. The programmer is most often responsible for managing the execution order. An application written using OpenCL consists of a host program and a kernel which run on a device. Each processing elements are called as device. OpenCL API specifies how to inquire, select and initialize the compute devices, whereas the related runtime manages the kernel across multiple compute devices.
3.5.3. Hybrid Programming Model. To support heterogeneity and the hierarchy of underlying different platforms, hybrid programming models combine the advantages of shared-memory (e.g. simplicity, efficiency, ease of programming) with those of distributed memory (like scalability) models. To name a few are: OmpSs [BMD + 11], is based on OpenMP and StarSs [Lab10] programming model and supports SMPs, GPUs and also hybrid SMP/GPU-based execution. Other hybrid programming models include: Finally to conclude the section, we summarise the discussed programming models in Table II and Table III .
HARDWARE SUPPORT FOR THREADS
Multicore processors are developed to achieve scalability and a higher level of concurrency, while maintaining cache coherency. In multicore environment, assignments of threads to processing units are done either by multiplexing them in space or in time. In space multiplexing, threads assignment is made to optimize the use of spare resources. In time multiplexing, a time quantum is allocated among running threads. Controlling the number of threads per application can reduce power consumption and improve performance. Feedback Driven Threading (FDT) [SQP08] is a proposed framework for dynamically controlling the number of threads using running application behavior. Others [HCVC + 14], proposed a methodology for dynamically reducing the number of concurrent threads to improve performance and energy efficiency. Generally, hardware or software multithreading hide latency. CDC 6600 developed by Control Data Corp in the 1960s and the Heterogeneous Element Processor (HEP) developed in the 1970s [Smi82] are known examples of hardware multithreading in earliest days.
-The CDC 6600 is an example of a barrel processor architecture that executes different threads on every clock cycle to support "fine-grain" multithreading. It was a distributed, RISC based general purpose computing system. Unlike SMT in modern superscalar architecture, interleaved multithreading generally does not allow execution of multiple instructions in one cycle. -Similarly, the HEP system was based on multiple instruction, multiple data (MIMD) architecture and consisted of up to 16 processors. Each core could support a maximum of 128 threads and had eight pipeline stages. A large number of dynamically allocatable registers were used to support the massive thread execution. -Unlike others, SCALE [KBH + 04] is a prototype based on vector-thread (VT) architecture that combines the advantages of vector and multithreaded computing. VT architecture was mainly developed for low-power, high-performance embedded systems.
-More recently, a family of massive thread throughput oriented processors have emerged to support larger core counts and a large number of threads. Commercial examples include GPGPUs, Intel's Many Integrated Core (MIC) architecture, IBM's PowerPC.
In the following three sub-sections, we group the hardware based thread supports proposed specifically for processor (sub-section 4.1), GPUs (sub-section 4.2) and reconfigurable architectures (sub-section 4.3) by academia as well as by industry.
Processor Based Thread Support
4.1.1. Multiscalar Processor. Multiscalar processor [SBV95] is a processing paradigm that initiates execution by constructing a control flow graph (CFG) of an application. During execution, the CFG is divided into large instruction sets basically tasks that are to be executed. After the tasks are identified, independent instructions are extracted for further parallel execution. To generate an efficient CFG, programs are coded with special information to guide the underlying hardware. The multiscalar hardware processes the CFG and assigns tasks to cores. The running threads of multiscalar processors are considered as different tasks of CFG, while being control and data dependent among one another.
4.1.2. Microthreading. Microthreading [BJM96] executes a small set of executable instructions in RISC microprocessor and supports speculative execution by executing instructions from non-resident threads by not flushing out the entire pipeline. A thread can be considered as a collection of multiple microthreads as each microthreads share the same pipeline and registers. Microthreading supports TLP by exploiting loops in the application (SPMD based concurrency) and schedules them on available cores. It also supports ILP by specifying a set of threads that generate MIMD concurrency in an execution block. Generally, the thread scheduler is responsible to distribute microtherads onto the cores and uses sleep-wake up mechanism for its synchronization and interleaving of microthreads. It supports explicit and parametric concurrency model using its extended ISAs which can be further applied to multiple ISAs that supports in-order execution.
4.1.3. Efficient Architecture for Running THreads. Efficient Architecture for Running THreads (EARTH) [The99] belongs to the group of hybrid dataflow/von Neumann execution model. The program execution model (PXM) in EARTH is customized to enhance support for dataflow threads. For efficient runtime execution, programs are divided into two levels of threads. The first level is called as a threaded procedure (similar to functions, but different with respect to frame allocation, thread invocation, scheduling and parameter passing). The second level is the runtime thread which is known as fiber. Fiber exhibits features such as sequential execution of its instruction sets and non-preemptive execution. It supports three states (such as enabled, active, and dormant) during its life cycle. When a thread is ready to execute, the system enables the fiber, and it executes inside the threaded procedure. Generally, procedures are invoked automatically by the application, but can be terminated explicitly. After invoking the procedure, the system creates a context for the procedure and executes other housekeeping jobs. Finally, when execution is complete, fiber is removed from the processor, but the associated threaded procedure may stay alive.
Hydra CMP. Hydra CMP [HHS
+ 00] is a modified CMP that wraps four MIPS processors within a single die. Hydra CMP divide applications into arbitrary threads with or without dependencies. These threads run in parallel, but commit in sequential order. Sequential application can be parallelized (to a limited extent) via thread level speculation and without any extra overheads. Hydra CMP also provides compiler and runtime support for thread level speculation. The runtime controls speculative threads via the co-processor interface and effectively handles all data dependencies related hazards (such as write after read (WAR), write after write (WAW) and read after write (RAW)).
4.1.5. Mini-threads. Mini-threads [REL03] was another attempt to increase the TLP and throughput of SMT processors by adding a new hardware module called threadstate. This hardware block is able to execute normal threads and mini-threads as well. From candidate application, multiple mini-threads are extracted to share the SMT hardware context's register set, because mini-threads do not need the complete register set. Mini-threads have modified the way architectural register numbers are mapped to locations in renaming tables. When mini-threads within the same context need to access the same architectural register, they automatically address the same registers and access them.
4.1.6. WaveScalar. WaveScalar [SMSO03] is a tile-based processor architecture for executing conventional Pthreads, dataflow threads and also coarse/fine-grain threads with low overheads (like thread creation and destroy). To support multithreading, WaveScalar extended its instruction set. Its thread spawning mechanism tries to parallelize small loops of the application. Newly created threads do not have their own stack and cannot make functions call, but has its own thread identification. WaveScalar provides each thread with a consistent memory view and lets application to manage the memory ordering directly. To support the concurrent thread execution, it supports multiple, independent sequence of ordered memory access. For inter-thread synchronization it provides lock.
TRIPS. TRIPS [SNL
+ 03] is a chip prototype aimed at providing better performance at lower power by executing large instructions (up to 1,024 instructions) on the fly. TRIPS is a static placement, dynamic issue (SPDI) based architecture and employs dynamic issue methodology to tolerate latency. Unlike RISC or CISC, TRIPS block architecture is based on explicit data graph execution (EDGE) instruction sets, which do not perform operand encoding. TRIPS supports TLP and DLP on a single threaded application using its four, 16-wide, out-of-order cores. It can support a maximum of eight threads in parallel per core at runtime and provides an interface between the core and the compiler to enhance the performance. To achieve different levels of parallelism, it divides application at different levels of granularity. TRIPS compiler constructs a DAG and schedules each thread onto a block, where each block is a collection of 128 instructions. TRIPS partitions threads for enhanced, controlled execution. Similarly, block sequencing mechanism controls the execution of threads. Likewise to threads, cores are also partitioned in order to optimize communication and computation.
Cyclops-64. Cyclops-64 (C64) [ACC
+ 03] is a single chip shared-memory multiprocessor which wraps 160 homogeneous cores together in a single chip. Each core in the C64 is a 64-bit single issue, in-order RISC processor and has two thread units. C64 supports non-preemptive thread execution and implements barrier in hardware. A core can switch the mode of a thread from running-mode to sleep-mode via hardware interrupts, although context-switching is not supported by C64. C64 provides three levels of memory hierarchy. They are SP, on-chip SRAM, and off-chip DRAM, which are fully exposed to the programmer. All memory modules are in the same address space, and directly accessible by the cores, but provide different latencies. Each cores do not have data cache, but the SRAM bank is used as a scratch pad memory. Code is stored in off-chip DRAM and the remaining portion of SRAM forms the global memory. The
Cyclops software stack has a compiler, kernel and runtime. The programmer controls data movement and can use pragmas to change data as well as code locations. OpenMP is the default programming model for Cyclops and TiNy Threads (TNT) [DCZHG05] is a native thread runtime library for the C64. A thread in TNN is a code section that can be executed by mapping to hardware threads, whereas the runtime is a virtual machine that provides API and features for runtime thread execution.
4.1.9. PowerPC. IBM's PowerPC [Fre05] is based on RISC architecture. Generally, PowerPC based cores are superscalar, symmetric and multiprocessor and are better suited for large, memory intensive applications. Recent processor model, like PowerPC8 can support three levels of on-cache hierarchy and off-chip L4 cache. All caches are dynamically shared among threads. L2 cache is a unified cache that maintains full hardware coherency and implements a snooping-based cache coherency protocol. Some of the PowerPC based processor models support coarse grain as well as fine grain multithreading. To provide massive LTP, each core can execute different numbers of threads simultaneously without involving applications or the OS. This type of processor executes a single thread for a long time until it terminates or stalls. After it stalls, it switches back to another thread, thereby using CPU cycles more efficiently. For efficient memory management, PowerPC architecture supports unified segment lookaside buffer (SLB) and a translation lookaside buffer (TLB) for both instruction as well as for data.
4.1.10. Cell Multiprocessor. Cell Multiprocessor [MS05] is a collection of small, but powerful Power architecture based processors (PPE) and multiple synergistic processor elements (SPEs). It supports two threads simultaneously and follows the SIMD based execution model. It was mainly developed to work as an accelerator. At runtime, instructions from two threads are issued in alternate cycles, hence improving pipeline utilization. To support Cell architecture, a source-to-source compiler and a runtime has also been developed and called as Cell Superscalar (CellSs) [BPBL06] . CellSs runtime is responsible for task scheduling and data handling for Cell processors. Given a sequential application in C, the compiler generates two files: one for the PPE compiler to generate the PPE objects (corresponding to the main program) and the other one for SPE objects to be compiled with the SPE compiler (further to be executed in a SPEs). Meanwhile, Sequoia [FHK + 06] is developed as a programming language for Cell BE architecture and CPU clusters.
Network-Driven Processor. Network-Driven Processor (NDP) [CJK
+ 05] provides a hardware extension to CMP to ease the runtime thread management. Author argued for a hardware-software co-design to exploit the inherent parallelism of compilers via hardware modulation. NDP lowers thread management overheads by providing support for thread creation, scheduling and context-switching. The thread scheduler is implemented in hardware, where thread cloning is performed. It can also dynamically map and schedules threads onto cores with its customized ISA support. NDP tile architecture consists of one block per core, called a thread table, to create a new thread. Thread scheduler tracks thread table, and selects threads for execution based on priorities.
4.1.12. Carbon. Carbon [KHN07] provides a hardware module for shared-memory CMPs to speedup dynamic task scheduling. It supports fork-join parallel execution model and provides two main components. They are a centralized global task unit and a distributed local task unit. The global task unit implements a thread stealing algorithm to increase system throughput. Similarly, the local task unit is added to each core as a task buffer to hide queueing latency. Customized ISAs are also proposed for managing thread distribution across cores.
Rigel. Rigel [KJJ
+ 09] is a programmable accelerator architecture for both DLP and TLP. Rigel supports thousands of small hierarchically-organized, in-order processing cores that in turn supports SIMD execution pattern. Equipped with a 32-bit RISC core with a fully-pipelined, single-precision floating-point unit, and an independent fetch unit, it supports a single-global-address-space memory model. Rigel supports arbitrary control flow among threads during execution. Rigel software stack consists of an API, an LPI (low-level programming interface) and its customized ISAs. The software API handles basic operations like managing resources in memory queues and updating those queues. Similarly, LPI can be used by programmers to distribute tasks.
4.1.14. Asynchronous Direct Messages. Asynchronous Direct Messages (ADM) [SYK10] proposes an architectural extension of short message exchange support between cores. For better communication, ADM supports short and asynchronous message exchanges via registers without going through memory hierarchy. A hardware unit per core has been added to accelerate fine-grain thread scheduling. To implement the work stealing, a subset of worker threads communicates via (short) messages. To prevent deadlocks, a new virtual network has also been added to the router. ADM allows threads to maintain task queues and communication to be overlapped. A thread can be a worker or a manager, but also can change its role in future executions. Extra features have been added to the OS for supporting thread execution in ADM environment.
4.1.15. Cray XMT. Cray XMT [Cra10] is built upon shared-memory, Cray multithreaded architecture (Cray MTA) and Cray XT Infrastructure. Cray MTA architecture is based on a VLIW processor and IMT. The XMT programming model supports flat, globally accessible, shared-memory model and exploits loop level parallelism to achieve better performance. Each processor in the Cray XMT system can handle up to 128 independent, concurrent hardware threads. In XMT, hardware threads are called streams. Generally, threads are very lightweight software objects and are multiplexed onto hardware streams. A stream stores a thread's state and executes it. Each core contains the associated contexts of a stream. XMT achieves massive parallelism via rapid context-switching among streams and provides extended memory semantics for better performance. On each clock cycle, the instruction issue unit selects a stream to execute from the pool of ready streams.
4.1.16. Many Integrated Core (MIC) Architecture. Intel's Xeon Phi [JR13] is an accelerator based on MIC architecture. MIC architecture has been developed for massive thread parallelism that follows a SIMD execution model. Each x86 cores follow in-order execution, but only has two levels of cache. It supports MESI (Modified/Exclusive/Shared/Invalid) protocol for cache and memory coherency. Each core can run its own OS and can provide acceleration via its x86 ISA based multithreaded cores. Phi can support both scalar and vector processing, and vector processing is crucial to the performance of MIC architecture. Furthermore, each core can support up to four threads. At least two threads are needed to attain maximum pipeline utilization. Experiments have shown that memory latency is the main performance bottleneck for the Xeon Phi [SKÇ 14].
GPU Based Thread Scheduler
In general-purpose computing on graphics processing units (GPGPU), CPU and GPU are used to form a heterogeneous co-processing system in which CPU runs sequential code and GPU executes main compute intensive part. A GPU processing core is a SIMD based single pipeline, grouped together in clusters for better performance and share fetch, decode stages. To maintain execution order among threads, a barrier must be used by the programmer. GPGPUs support either single or unified virtual-address space memory types, which are segmented further according to manufacturers. Generally, L1 and L2 caches are shared by the threads running on GPGPU cores. GPGPU supports CUDA programming model.
GigaThread scheduler [Gla09] is a commercial two-level, out-of-order distributed thread scheduler for GPUs. It provides fast application context switching and was first implemented on the NVIDIA G80. GPUs provide hardware support to manage huge quantities of simultaneous light weight threads (warps). Before initiating thread scheduling, GigaThread scheduler fetches input data from the system memory and copies it to appropriate frame buffers. Later, it schedules threads in two levels.
(1) In the first level, it schedules thread blocks to SM thread schedulers and supports out-of-order thread block execution. (2) In the second level, via warp scheduler, warps are scheduled on GPU cores.
For better runtime thread management, GigaThread scheduler supports concurrent kernel execution, but to do so it must be aware of all kernels running in the system.
Reconfigurable Architecture Based Thread Support
In general purpose computing (CPUs, GPUs, accelerators), the hardware layout is fixed. Adding multithreading support to reconfigurable architecture (mainly based on FPGAs) is complex due to its application based flexibility. But, over the past few years, there has been growing interest in the reconfigurable hardware domain, especially adding thread support for multithreaded applications. When systems support reconfigurable architectures, they are called Field-Programmable Custom Computing
To name a few are:
] is a project to design an OS for Reconfigurable Systems (OS4RS). It provides runtime as well as communication support to reconfigurable system-onchip (SoC). It's runtime supports the dynamic task relocation in the system. The system has a two-level thread scheduler, the low-level is implemented by the hardware and the high-level by the software. -The HybridThreads Project (hthreads) is a real-time embedded OS that can run multithreaded Pthreads on both CPUs and FPGAs. It allows programmers to perform computations using threads as their building blocks. Hthreads [PAA + 06] is an example of computational architecture that provides three co-operating layers of abstraction (one each for OS, reconfigurable devices and programmer) to connect general purpose computing systems to reconfigurable architectures. It supports thread migration, thread synchronization (using semaphores) and (hardware as well as software) thread scheduling. In fact, hardware threads can even be customized by user-defined components, controllers and interfaces.
-[UMKU06], proposes a real-time hardware scheduler that interfaces with a reconfigurable architecture to the host core. This model is capable of (no-preemption) scheduling only one thread at a time, and no additional ISAs are proposed for thread management on the reconfigurable platform. -[MSIG07] proposed a multiprocessor system connecting a multithreaded Digital Signal Processor (DSP) and RISC processors with multiple polymorphic hardware accelerators (PHAs). An interleaved multithreading mechanism has been used to hide reconfiguration latency, and accelerators have been used to increase the execution speed of the core. -MTADRES (Multi-Threaded Architecture for Dynamically Reconfigurable Embedded Systems (MTADRES)) [WKMB07], aims to exploit TLPs in FPCCM systems. ADRES is based on a coarse-grain reconfigurable matrix layout. It is based on the idea that threads have different resource requirements and the hardware can have different sized resource blocks. To support multithreading, the resources are partitioned as per the required size (adhering resource constraint for each partition).
Adding multithreading support to reconfigurable micro-architecture in highly customizable soft cores (in FPGAs) [Xil06] has also been experimented in some works. To name a few: ReconOS [LP09] proposed an execution environment (based on eCos and Linux) that extends Pthreads support in FPGAs, via a set of communication and synchronization primitives provided to both software and hardware threads. Although thread creation remains fully dependent on the programmer. Other works such as [FCVB06; DML05] proposed customized instruction sets for thread management in reconfigurable environment.
SOFTWARE SUPPORT
Similar to hardware support, software support is also needed to maximize the speed of execution while minimizing I/O stalls. In a massive parallel application, the deterministic behavior is very critical to produce correct output at various hardware platforms. Deterministic execution is very much necessary to scientific modeling, microarchitectural simulation, financial transactions and others. Deterministic behavior also helps programmer to track down the performance critical issues or debug the errors (if any), but it also add extra overheads. Deterministic execution support is not common among general purpose processors [WTM13] . Apart that, threads belonging to different programming models also show some different behaviors during execution. So, a thread either produces correct output due to its deterministic behavior or incorrect output due to its non-deterministic behavior. One of the main reasons for introducing non-deterministic behavior in application is the unprotected shared-memory access.
-At runtime, non-determinism is caused by threads that are generated without proper knowledge either of data dependency or update order of shared data. Nondeterminism can be introduced into an application internally or externally. Generally, internal issues are coming from the application itself (like unpredictable thread interleaving) and this type of issues are relatively easier to fix. Figure 7 shows the steps for executing deterministic threads in shared-memory. Deterministic multithreading can be classified into two classes [OAA09]. They are strong determinism and weak determinism.
(1) In strong determinism, the same output will be produced all the time by a given program input (repeatability). (2) In weak determinism, the same output will be produced only, when the shared input data is protected by locks. conventional object-oriented languages like Java [BAAS09]. Below, we discuss some proposal proposed from academia to add determinism at the software level for multithreaded applications.
Software Support for Deterministic Threading
5.1.1. Kendo. Kendo [OAA09] finds non-deterministic bugs in shared-memory multithreaded applications, and provides weak deterministic multithreading via Pthreads API. Kendo proposes an algorithm based on each thread's execution time to provide deterministic interleaving of lock acquisitions and non-protected reads. The lock based algorithm allows threads to acquire their locks based on an order as defined by deterministic logical time. The algorithm tracks the deterministic logical time of each thread. Logical time shows how thread execution progresses. Deterministic logical time is fully dependent on the number of running threads and their associated events. The deterministic logical time is computed separately and does not affect others. To maintain determinism, each thread holds a given lock at a given deterministic logical time. In other words, deterministic logical time allows threads to acquire locks one-byone without causing deadlock. To be able to retrieve the deterministic logical clocks, a performance counter has also been added to the OS. 5.1.2. Grace. Grace [BYLN09] is a runtime system that removes concurrency errors in a fork-join execution model based multithreaded applications. It divides threads into number of processes via deterministic, sequential execution illusion (behaviorally equivalent to a sequential program). The runtime has been implemented using Pthreads API. Grace uses events and joins, to collectively divide threads into processes and, at synchronization points, combine them deterministically to perform sequential execution flow. Each newly-created independent thread becomes a sequential function, and locks are implemented as no-ops to eliminate deadlock. Furthermore, commit protocols, page protection and virtual memory mappings (using software transactional memory) are used to isolate processes and thereby, restrict atomicity and access order violations. Race conditions are handled by deterministically committing each thread's state. Updates of one thread cannot affect another. To avoid race condition, it combines speculative threading (local to each thread's memory space) with a sequential commit protocol that provides sequential thread commit.
5.1.3. Coredet. Coredet [BAD + 10] is a runtime system that enforces strong deterministic execution in multithreaded applications (written by C and C++ language). Coredet works with most type-safe languages and also provide extra support for compiler. The runtime supports relaxed memory ordering. Threads are either scheduled in parallel (with no communication) or serially (with possible thread communication). As a first step, threads are scheduled in a round-robin process with a finite logical time slice. A barrier also exists between parallel and serial threads. In Coredet, parallel threads use private data and serial threads use shared data. To better manage thread execution, a hash table keeps track of ownership status for each memory location for serialization. Coredet implements deterministic runtime using Pthreads library, but suffers from slow execution speed.
5.1.4. Deterministic Process Groups. Deterministic Process Groups (DPGs) [BHCG10] is a virtual abstraction of OS to provide determinism between threads and processes inside, by serializing the communications between shared-memory space and external communication paths (like files, sockets, pipes). DPG can produce the same output given the same input and thread state information. A single DPG can run multiple multithreaded processes. DPGs can be thought of as boxes in which threads execute in deterministic fashion. A thread leaves the DPG when it completes its execution. DPG also provides an interface using which programmer can control external nondeterministic communication at desired granularity. The shim interface of DPGs is responsible for interposing deterministic and non-deterministic calls and also for monitoring all DPGs.
5.1.5. DTHREADS. DTHREADS [LCB11] is also a runtime that aims to include deterministic behavior in multithreaded applications written in C/C++. It provides deterministic behavior in both race conditions and deadlock conditions. DTHREADS divides applications into multiple processes with their relevant thread contexts and performs cross-thread memory isolation by replacing threads with processes. Processes have disjoint address space. The creation, cancellation and termination of threads are managed sequentially. DTHREADS ensures determinism by isolating and synchronizing each thread's memory. A single global token is used to obtain deterministic updates and allows interleaving only at synchronization points. For synchronization, it inherits all Pthreads synchronization primitives.
Few alternative approaches to introduce determinism in applications are Parrot [CSL + 13], Replay [LCFN12] and Record-Reply [CWG + 11]. Below, we also like to mention two works for supporting TLP.
Decoupled Software Pipelining
Decoupled Software Pipelining (DSWP) [ORSA05] exploits TLP in application loops (mainly PMT) via non-speculative thread extraction. It can extract threads without knowing their architectural details, but to do so, it needs special hardware support. DSWP can offer improved latency tolerance, inter-core communication and per-core resource requirements, but based on some fixed assumptions. The DSWP algorithm examines the code and builds two threads called producer and consumer. First, DSWP builds a dependency graph which contains data, control and memory dependency. Next, it builds a DAG by finding strongly-connected components (SCCs). It partially replicates a CFG for each thread for providing better TLP.
Open Community Runtime
Open community runtime (OCR) Project [wg15] aims to develop a low-level, task-based runtime to enhance power efficiency, programmability and application reliability while maintaining the performance. Currently, OCR supports both shared-memory and distributed memory model. In OCR, control and data dependency are equivalent. Generally, data are stored in data blocks and a task can only access its data if it owns it. A task is a non-blocking set of instructions and executed when its dependencies are met (with the help of events). An OCR program is defined as a DAG with event-driven tasks (EDTs) and computations are performed by executing EDTs. OCR lets the developer to exploit the parallelism by abstracting issues (like event-driven, asynchronous task based management issues). But, task based systems are not easy to maintain in large application as the task scheduler has significant overhead.
THREAD MANAGEMENT: IT'S ISSUES AND DISCUSSION
Generally, multithreaded applications do not scale easily due to issues such as complex thread management, synchronization, load imbalance, memory hierarchy. In this section, we are discussing the issues relevant to thread management.
Primary Memory Issues
Primary memory is very crucial for the improved performance and throughput of the whole system. Generally, primary memory follows a hierarchical organization. It has registers, caches and memory banks. The more memory banks, the better the performance. Internally, memory banks are organized by rows and columns. A single cell constitutes the smallest unit of memory. A row-buffer is a tiny unit of memory comprising multiple rows and columns. Row-buffer locality (RBL) is the average hit-rate of the row-buffer across the banks. But, memory intensity is calculated from the number of DRAM memory access requests that follow a complete miss. Bank-level parallelism execute requests from threads in parallel and also reduces memory stalls. Basically, higher the degree of memory bank-level parallelism and row-buffer locality, the more DRAM bandwidth utilization. Employing smart techniques, the memory access behavior of threads can be optimized with bank-level parallelism [MM08], row-buffer locality [RDK + 00] and memory intensity [KHMHB10]. At runtime, memory is used by concurrent threads, so achieving high system throughput, and effective resource allocation entails optimizing memory access. The memory access behavior of running threads can be either latency-sensitive or bandwidth-sensitive. High latency memory access in shared-memory environments significantly reduces thread performance. On the other hand, bandwidth-sensitive threads are more vulnerable to starvation. To improve system throughput, latencysensitive threads must be executed according to priorities, while bandwidth-sensitive threads must be executed to minimize slowdown. [YHK + 13] quantitatively analyzed that locality-aware scheduling in multicore processors can improve speedup and also reduces the energy cost.
Cache Management
LLC is also one of the most important performance drivers of a CPU, and employing smart algorithms together with locality-aware data structures can also improve the hit-ratio in cache (more in sub-subsection 2.3.1). A popular solution for synchro-nizing access to shared resources is to use locks, which, however, results reduction in parallelism, because serializing all threads waste time. Cache coherence protocol (like MESI) is used to reduce the false sharing of cache lines. Dynamically-allocated shared data can cause false sharing, but thread-local copies of data reduce its frequency. Recently, to reduce synchronized access overheads, compilers include functionality such as the maintenance of separate heaps for each thread in use. A special memory location is used to allocate or free the memory heaps for threads. Fedorova et al. have shown that a cache fair thread scheduling algorithm provides fairer thread scheduling, and also provide better performance stability on shared-cache multicore processors [Fed06] . In another work, a cache-aware thread co-scheduling algorithm was applied to reduce L2 cache contention by avoiding simultaneous scheduling in real-time systems [ACD06].
Generally, non-blocking locks and built-in synchronization APIs can increase overall system performance. 
Synchronization
Synchronization is necessary, but also has its overheads. Generally, synchronization slows down execution at the critical section of the code by allowing only serial execution. Synchronization should be implemented in such a way, so that the cost does not surpass its execution time e.g. in Linux, the futex [Dre05] system call has less overhead than the Pthreads synchronization primitives.
At runtime, performance can be improved using per-thread storage and soft ordering of execution sequence. Local thread storage (TLS), like shared global data structure may reduce synchronization overheads. TLS does not remove synchronization, but only moves it from a critical to a non-critical section of the code. Another advantage of using TLS is to keep critical section code longer than shared data. If the cores do not share data cache, then data may stay in the cache unnecessarily. In this case the update is minimal and only affects the local memory by preventing the generation of unnecessary traffic. TLS can be implemented by allocating a stack variable in a given scope. In OpenMP, a thread-local variable can be assigned to the scope of a private clause on the parallel pragma by (#pragma omp [parallel] sections [clauses]).
6.3.1. Deadlock. Deadlock is one of the side effects of synchronization. It stalls the thread execution and reduces overall system throughput. Tools have also been developed to remove deadlocks, such as, RacerX [EA03], a static tool that uses flow-sensitive, inter-procedural analysis to detect race conditions and deadlocks in multithreaded applications. RacerX extracts the CFG from the application. Next it runs its deadlock and race checkers over the graph. Finally, it ranks the results. There are also tools developed to detect race conditions and deadlocks separately. , because the access order of variables differs from the order originally specified in the program. The issues are usually found in the compiler or in the core. In compiler, the instructions can be re-ordered for optimization, whereas in the core, thanks to out-of-order execution, data can be moved between registers, caches, and memories in any order.
6.3.3. Loop Management. Generally, loops are one of the most compute-intensive parts of multithreaded applications. Compiler plays an important role in extracting loops from code. Proper handling of critical regions within the loop can also improve the performance. Hence, efficient loop execution can increase overall execution performance. Two types of loop management techniques, namely, loop-split and loop-merge are popular. Loop splitting supports dependency and also helps to improve data locality. While, loop merging combines multiple nested loops to increase workload per iteration and lowers the overhead.
Usually, a compiler searches for loops to exploit parallelism (loop parallelism), but a compiler cannot analyze loops in depth nor determine thread safety. The compiler ensures that no data dependency exists in extracted parallel loops via dataflow analysis. Outer loop parallelization produces coarse-grain loops with multiple different iterations. Dividing these iterations among threads is critical to the load distribution among threads, because uneven division of threads can further lead to load imbalance. If the computations inside the loop are dependent, loop parallelization can only be achieved by meeting the following three hard constraints:
(1) The number of iterations must be known at compile time. (In some cases, it is easy, e.g. "for-loop"; in others, more difficult, e.g. "while-loop"). Typically, the iteration number helps the compiler to distribute iterations evenly among threads at runtime. (2) Iterations must not share any data or control among them (like no aliasing of pointers or array references among threads). (3) Existence of jumps or branching violate the loop parallelization requirements.
Granularity
Granularity is an important factor in increasing CPU utilization in multithreaded applications (already discussed in sub-subsection 2.1.2). Ideal granularity is the amount of computation, each thread should execute with minimum workload imbalance and communication overheads (such as synchronization issues, message passing overheads or data sharing overheads across memory hierarchy). Too fine or too coarse granularity may hurt the system performance because less number of threads are unable to boost the CPU usage. Better data access patterns, I/O overlapping, and memory prefetching, can also increase the overall CPU utilization. In a recent work [AKG + 15], authors have shown that optimal task granularity depends on the task scheduler. It also has been seen that increasing average task size may considerably increase the speedup at certain limit, but also may decrease the performance due to the absence of optimal granularity of the threads.
Thread Mapping
Thread mapping is another important process for achieving fairness, higher application throughput and better system utilization. A good thread scheduler should be able to reduce shared cache misses, cache contention and interconnect traffic, as well as be able to improve placements of runtime threads (as cores share TLBs). Sharing multiple threads among cores is essential for good load distribution. In data parallel applications, threads are mostly independent, so threads can be mapped to free cores, but scheduling threads of array-based applications is not trivial. Popular thread libraries use pinning threads to assign hardware threads and restrict their migration.
To conclude, going from Petascale to Exascale era, there has been a tremendous growth in micro-architectural domain. Number of cores as well as their capabilities are changing, which makes the runtime thread management more complex. Heterogeneity also has been induced into these multicore processors. But, we view the explicit thread support as very crucial for improving the performance of this cutting-edge hardware. Dedicated hardware support is very promising, but the generic applicability of the proposed approaches are also very essential. Similarly, the proposed software supports are also based on some critical assumptions, which also forces them not to become generic. Finally, to provide an efficient thread execution environment, we support for a software-hardware based co-design which is generic enough to be used by different programming models.
